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Abstract—As conventional memory technologies are
challenged by their technological physical limits,
emerging technologies driven by novel materials are
becoming an attractive option for future memory ar-
chitectures. Among these technologies, Resistive Mem-
ories (ReRAM) created new possibilities because of
their nano-features and unique I-V characteristics. One
particular problem that limits the maximum array size
is interference from neighboring cells due to sneak-
path currents. A possible device level solution to ad-
dress this issue is to implement a memory array us-
ing complementary resistive switches (CRS). Although
the storage mechanism for a CRS is fundamentally
different from what has been reported for memristors
(low and high resistances), a CRS is simply formed by
two series bipolar memristors with opposing polarities.
In this paper our intention is to introduce modeling
principles that have been previously verified through
measurements and extend the simulation principles
based on memristors to CRS devices and hence pro-
vide an analytical approach to the design of a CRS
array. The presented approach creates the necessary
design methodology platform that will assist designers
in implementation of CRS devices in future systems.
Index Terms—Complementary resistive switch,
Memristor, Memistive device, Resistive RAM,
Memory, Nanoarchitectures.
I. Introduction
EMERGING memory technologies based on new ma-terials have been widely accepted as alternatives
to the current CMOS technology. These technologies
are mainly classified in three subclasses: Magnetoresis-
tive Random Access Memory (MRAM), Phase Change
RAM (PCRAM), and Resistive Memory (ReRAM) [1].
Memory applications motivate the need for an evaluation
of these technologies in terms of READ and WRITE band-
width, latency, and energy dissipation. The International
Technology Roadmap for Semiconductors [1], highlights
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that the performance characteristics of these emerging
technologies are rather promising when compared with
the curent large memory arrays based on Static RAM
(SRAM) constructs, particularly for large memory capac-
ities. This suggests that emerging technologies, except
PCRAM, will overtake advanced conventional Comple-
mentary Metal Oxide Semiconductor (CMOS) technology.
We define a figure of merit as EREWτRτWNW,ref for
comparing these technologies—with greater emphasis on
the access time—the parameters represent READ and
WRITE energy (ER, EW), READ and WRITE latencies
(τR, τW), and the number of refresh cycles (NW,ref).
This figure of merit indicates around 96%, 91%, and
79% improvement for ReRAMs, MRAMs, and PCRAMs,
respectively, over SRAMs for large memory capacities (> 1
GB) [1]. The READ and WRITE access times of MRAMs
show around 41% more and 48% less processing time than
ReRAMs. ReRAMs introduce smaller cell size, 4F 2/bit,
where F is the lithographic feature size, see Fig. 1(c),
with comparable endurance in comparison with the other
memory technologies. Although a number of strategies
that utilize diode and/or transistor cross-point devices are
proposed, their fabrication is relatively more complex than
a ReRAM crossbar [2].
The mathematical foundation of the memristor1, as the
fourth fundamental passive element, has been expounded
by Leon Chua [3] and later extended to a more broad
class of memristors, known as memristive devices and
systems [4]. This broad classification today includes all
resistance switching memory devices such as ReRAMs [5].
Realization of a solid-state memristor in 2008 [6] has
generated realization of both large memory arrays as well
as new opportunities in the neuromorphic engineering
domain [7]–[13].
Although the memristor has introduced new possibilities
for memory applications within the simple and relatively
low cost crossbar array architectures, the inherent in-
terfering current paths between neighboring cells of an
addressed cell impose limitations on the scalability, a
necessary condition for large memory arrays [14].
The imposed limitation was addressed by Linn et al. [14]
through adaptation of two series memristive elements con-
nected with opposing polarities. This structure is referred
to as Complementary Resistive Switch (CRS) as shown in
Fig. 2. The unique aspect of this device is in using a series
1The term memristor is a portmanteau of memory and resistor.
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of high resistance states (HRS), RHRS, and low resistance
states (LRS), RLRS, to introduce logic “0” and logic “1”.
As an example, a LRS/HRS combination represents “1”
and a HRS/LRS state represents “0”. Using this approach,
the net resistance of the device is always around the HRS,
RLOGIC, which helps in reducing sneak-path currents and
at the same time main path currents. The advantage
of using a CRS as a fundamental element originates
from its excellent READ voltage margin, even with small
HRS to LRS ratios. Moreover, it facilitates a comparable
WRITE margin [15]. There is also a lack of SPICE model
verification for CRS devices and a statistical analysis
considering the mentioned operational uncertainties. Here,
we address these issues using a Verilog-A implementation
for memristor dynamics within a memristor macro-model
for SPICE simulation.
Contributions in this paper can be categorized in five
parts:
• CRS device modeling and verification using available
functionality information from [14].
• Comprehensive mathematical framework for a mem-
ristive array for assisting designers to identify the im-
pacts of stored memory pattern, parasitic resistances,
and sneak-path currents on the array performance. In
addition, we develop a system of linear equations to
extract the voltage pattern across an array regardless
of the READ or WRITE scheme. This mathematical
framework can be used for different emerging memory
devices.
• Characterization of a comprehensive framework for a
CRS array and identifying an optimal value for load
resistors in a CRS array.
• Highlighting the importance of the WRITE scheme
and array size in the total power dissipation through
an analysis of the number of half-selected cells in array
for memristive-based and CRS-based arrays.
• It is also shown that the existence of a long tail distri-
bution in LRS resistance, after several thousand op-
eration cycles, process variation, temperature effects,
and uncertainties related to the nanowire parasitic
resistances have significant impact on a memristor
cross-point array than a CRS array.
Along with addressing the parasitic current path issue,
the importance of parasitic resistors also increases as F re-
duces. In a practical memory design, the line resistance of
a nanowire can be calculated with Rline = ρmetal(0.2n/F ),
where n is the number of cells in the line and ρmetal is the
resistivity of metal, which is a function of F [16]. There-
fore, a mathematical model is developed to consider the
nanowire parasitic resistances in a matrix based analysis
of cross-point arrays.
In this paper, the preliminaries of memristor technology
and modeling approach based on a fabricated Metal-
Insulator-Metal (MIM) structure is presented in Section II.
Then a practical model of the CRS device is developed
and created in SPICE as a macro-model. This is described
in Section III. Section IV shows the analytical cross-
point model and mathematical model as well as simulation
results and discussions.
II. Memristors
Memristive device modeling is a necessary step for CRS
device modeling. Therefore, we first present the memris-
tive element characteristics, which can be defined using
two equations, {
I = g(w, V ) · V
dw
dt = f(w, V ) ,
(1)
where w is a physical variable indicating the internal
memristor state that in theory is such that 0 < w < L,
where L is the thickness of transient material oxide (TMO)
thin-film. The parameters I and V represent current and
applied voltage, respectively. The second expression of
Eq. (1) defines velocity of this movement. Considering an
ionic conduction mechanism, this part can be redefined
as an ionic drift velocity. The function f(·) captures
the highly nonlinear characteristics of the memristor as
function of the applied voltage [17]–[19]. The I-V curve
relationship, as in Eq. (1), has already proposed by several
groups [20]–[23], however, an accurate reproduction of
the characteristics in simulation is an area of intense
research. An appropriate f(·) function seems to be either a
double exponential or related forms [19], [22], or a sinh(·)
function [18], which defines intrinsic threshold voltages.
Here we apply a commonly accepted f(·) function to
our experimental data. The memristor state variable is
identified through time integral of the f(·) function and
then it is applied to the g(·) function. The outcome shows
a good agreement between the measured data and the
modeled I-V hysteresis.
To address this modeling problem we use the Mott et
al. [24, Chap. 2] model of ionic conduction in terms of
the theory of lattice defects that has been already used in
several studies in this area [15]. In this case,
dw
dt
= υ0e−
U
kT sinh(ρV
kT
) , (2)
where υ0 is initial velocity, U is the potential barrier
height, k represents the Boltzmann constant, T tem-
perature, and V applied voltage in eV. The parameter
ρ = a/2L, which is a dimensionless parameter related
to the distance between adjunct lattice positions, a, and
TMO thickness L. For approximating the effective electric
field in the equation, ρ should be a function of w in the
way that ρ = a/2(L − w). Quantities are summarized in
Table I.
The relationship between the drift velocity and device
thickness, υ ∝ sinh(1/L), clearly shows the reason that
memristive behavior appears strictly at nano scale di-
mentions. A detailed comparison between the model and
experimental data is given by Heuer et al. [25].
The virgin device needs an electroforming step that acts
like a soft breakdown condition and creates a conductive
channel through the TMO material (TiO2 in our case).
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Then the applied voltage polarity identify the channel
orientation [26]–[28]. In our case, the forming step is
carried out by applying an electric field around 6.2 MV/cm
across TiO2. This forming step creates a difference in
atomic percentage ratio of oxygen in TiO2 close to one of
the electrodes. The conducting mechanism is then carried
out through a channel known as a conducting filament
(CF). The conducting filament is highly localized (e.g. for
a cylindrical CF, ACF ≈ 10 nm2) compared to the metalic
contact area, A, and the filament (ON) resistance RON
is proportional to A−1CF [29]. This shows that controlling
the filament area is very important for controlling the
programming current in an array of ReRAM elements.
Controlling ACF is possible through a set of operations. It
is also reported that the SET threshold smoothly increases
as RON increases, VSET ∝ R0.25ON , whereas a significant
decrease in ISET ∝ R−0.75ON was reported [29].
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Fig. 1. Memristor cross-point implementation and array presen-
tation. (a) Memristor model result verified by experimental data
of a fabricated Ag/TiO2/TiO2−x/ITO [22]. Inset shows memristor
device resistance vs applied voltage. TE and BE are stand for top-
electrode and bottom electrode, respectively. The reason for choosing
−4 V to 4 V is related to CRS device functionality that is explained
in Section III. The curve shows asymmetric characteristics. The
measurement data was collected using a Keithley 4200 semiconductor
characterization system. Red paths (inset (a)) show filament paths.
The probability that a conductive path is broken can be calculated
through a set of (independent) Boltzmann probabilities [16]. To avoid
complexity, data for linear parts are not shown here. Due to the
internal dynamics of the memristor, we applied similar voltage (tri-
angular) signal to the model and device. The digram (b) conceptually
shows the measurement setup. The arrays in (c) illustrate 3D and 2D
representations of a ReRAM (memristive) array.
A Verilog-A implementation of this model is used as a
macro-model in Cadence. The macro-model implements
the g(·) function as I = (w/L)ION + (1− w/L)IOFF. Our
experiments show that a linear ION-V is in agreement with
measurement results for an area of 100 × 100 µm2 [22].
Further reduction of the device feature size, F , is possible.
However, issue related to crosstalk and tunneling between
neighboring cells should be taken into account [16], [30],
[31]. The OFF current can be defined as IOFF = χ1e(γ1V )−
χ2e
(−γ2V ), where χ1, γ1, χ2, and γ2 are fitting parameters.
Different I-V equations for ON and OFF states have
been also reported in [32] and [33]. For instance, Inoue et
al. [33] reported IOFF ∝ sinh(·) and ION ∝ sinh−1(·). Sec-
tion IV-C includes a discussion on using the nonlinearity
of the memristor characteristics for increasing RON at a
given READ operation voltage.
TABLE I
Physical Parameters
Parameter Value Units Reference
a 1.5 A˚ [18]
fe 1013 attempts/s [18]
Eai 1.1 eV [34]
υ0 1500 m/s calculated
L 22 nm fabricated
ρ 0.0034 no units calculated
kth 1.5 W/(Km) [35]
A 100× 100 µm2 fabricated
ACF 10 nm2 [29]
Rth 4.5× 106 K/W calculated
Fig. 1 illustrates the modeling results for a memristor
based on experimental data from a Silver/Titanium diox-
ide/Indium Thin Oxide (Ag/TiO2/TiO2−x/ITO) mea-
surement implementation [22]. This is a novel combination
for an ReRAM implementation in using TiO2 as the TMO
material according to Table 1 in [30]. This implementation
yields a bipolar cell with nearly 200 successful cycles.
Besides asymmetry, recent studies shows that the inherent
Joule heating effect is responsible for (RESET) switching
mechanism in a way that sufficient heat induces a crys-
tallization of the oxide surrounding the channel [26], [36].
This crystallization time frame is exponentially related to
temperature [26]. The exact equation can be extracted
from [29]. Therefore, as Joule heating increases in the
hysteresis, the CF diameter (hot spot) shrinks and this
effect would lead to a reset. We include this effect in our
macro-modeling approach using a relationship introduced
in [37],
T − T0 = PRth , (3)
where T0 = 300 K, Rth = L/(8kthACF) is the thermal
resistance, P = IV is Joule dissipation at reset, and kth is
TiO2 thin film thermal conductivity. According to experi-
mental data, as ACF decreases, RESET current decreases,
so the RESET threshold voltage would increase [36].
In order to increase simulation convergence Eq. (2) can
be rewritten as,
dw
dt
= υ1V + υ3V 3 + υ5V 5 + . . . , (4)
where υ1, υ3, and υ5 are low-field and higher order coef-
ficients. This approach also combines the effects of Joule
heating and L − w (on the effective electric field) in υi
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coefficients. Note that dw/dt = υ1V usually defines a pure
memristive behavior, as described in [3].
These properties then raise the following questions, (i)
how to address the asymmetric characteristic in WRITE
and READ operations, (ii) what is the impact of using
more realistic model for cross-point array evaluation, and
(iii) what is the effect of different device level I-V charac-
teristics on the array performance? Here we are aiming to
answer the first two questions using the explained model
and the answer to the third question is currently under
review by the our research group and will be the topic of
another paper. The second question can be answered using
a worst-case consideration for RON. In this case, this paper
compares a memristor array with a CRS-based array.
Using the developed model of the memristor that accu-
rately models the nonlinear behavior of the device, we can
model the CRS as explained in the following section.
III. Complementary Resistive Switch
A CRS is a resistive switching device that is built using
two memristor devices connected in series with opposite
polarities [14]. Fig. 2(c) illustrates the modeling results.
The figure’s inset illustrates a CRS based cross-point
array. Each memristor in the figure follows a I-V curve
relationship that is shown in Fig. 1(a). The minimum
applied voltage for a switch is around ±2.0 V. Considering
the CRS structure as a simple voltage divider, for a
LRS/LRS situation2 minimum ±2 V is applied across
either of the memristors. Please refer to Table III for
the crossbar memory array parameters. CRS’s ON state
resistance is RCRS,LRS = RON ≈ 2RLRS, where RLRS
represents memristor’s LRS and CRS’s high resistance,
RCRS,HRS = RLOGIC ≈ RHRS, where RHRS indicates
memristor’s HRS (see Table II). Fig. 3 highlights the
resistance switching of the CRS device. The initial state
is programmed to be slightly below RCRS,HRS, so there is
a difference at the initial curve and the rest of the sweeps.
In a memristor device, logic “0” and “1” are represented
with RHRS and RLRS, respectively, whereas a CRS device
represents logic “0” and “1” using a combination of low
and high resistances which results in overall resistance of
RHRS (ROFF) for the both logical values.
A fresh CRS device shows a HRS/HRS resistance for
memristors A and B. This combination occurs only once
(this is not shown in the figure) [27]. After applying a
positive or negative bias, depending on the polarity of
memristors, the device switches to either the “0” or “1”
state. In Fig. 2(c), red lines are threshold voltages for
SET Vth,S1 and Vth,S2 and for RESET Vth,R1 and Vth,R2.
In an ideal CRS device, Vth,SET = Vth,S1 = |Vth,S2| and
Vth,RESET = Vth,R1 = |Vth,R2|. Here Vth,SET = 2.4 V and
Vth,RESET = 3.6 V. A successful READ operation occurs if
Vth,SET < VREAD < Vth,RESET. For a successful WRITE,
2This situation is defined as the ON state. This is not a stable state
so it does not represent a logic state but plays an important role in
the switching, READ, and WRITE processes.
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Fig. 2. CRS functionality using the described memristor model. (a)
Fundamental behavior of switching between logic “0” and logic “1”.
Here, TE, BE, and ME are the top, bottom, and middle electrodes,
respectively. The reading procedure can be carried out by sensing
ME. Note that MA and MB are memristors A and B. (b) A symbol for
the CRS device. (c) I-V sense voltage curve of the simulated device
that shows the characteristics described in [14]. The inset shows a
3D schematic of a CRS array. Note that the middle electrode (ME)
should not be connected to any point, otherwise it creates new sneak
current paths.
Vth,RESET < VWRITE. Consequently, every voltage below
Vth,SET should not contribute any change in the device
state. Possible state transitions are shown in Table II,
where R′ shows the next resistance state, R illustrates the
initial resistance state, and output is a current pulse or
spike. In this table, H represents high resistance (either
logic states, Logic “” or Logic “1”), and L indicates low
resistance.
The simplest analytical model of a CRS can be defined
in a relative velocity form, when dw/dt = dwA/dt +
dwB/dt and the two memristors (A and B) form a voltage
divider. Therefore, depending on the combination, the
difference between VA and VB can be identified.
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Fig. 3. CRS effective resistance for a triangular applied voltage. The
inset clearly shows the switching mechanism for memristors A and
B. The initial state is slightly less than ROFF(= RHRS +RLRS).
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TABLE II
State transitions in CRS
R ∆V R′ Output
H (“1”) Vth,S1 < ∆V < Vth,R1 L (ON) pulse
H (“1”) Vth,R1 < ∆V H (“0”) spike
H (“0”) Vth,R2 < ∆V < Vth,S2 L (ON) pulse
H (“0”) ∆V < Vth,R2 H (“1”) spike
L (ON) Vth,R1 < ∆V H (“0”) –
L (ON) ∆V < Vth,R2 H (“1”) –
The first feature that appears from the CRS simulation,
and device fabrication [14], [38], is a perfectly symmetric
I-V curve out of an asymmetric memristor I-V curve. The
device is programmed initially at logic “1”, LRS/HRS,
(RA ≈LRS and RB ≈HRS). An appropriate READ pulse
creates a high potential difference across RA while the
voltage difference across RB is not beyond its memristive
threshold. Therefore, RA switches to LRS and an ON
current (pulse) passes through the CRS device. After
a resting time, a negative WRITE pulse is applied to
restore “1”, which can be defined as refreshing procedure.
Fig. 4(b) shows that the RCRS settled close to HRS with
a logic “1” stored in the device. Then a positive WRITE
pulse tends to write logic “0”, which can be defined as
programming step. Depending on the switching speed of
the memristors, a short term ON state occurs that causes
a relatively large current spike (encircled by red dots in
Fig. 4(a)). There are other functional characteristics that
have to be met. For instance, a HRS/HRS state should
not appear in any of the situations that are demonstrated
by the presented simulation [15].
The CRS device shows several advantages over a single
memristor element for memory applications. This work
highlights these advantages for nano crossbar memories.
IV. Crossbar Memory Array
A crossbar structure as shown in Fig. 5(a) is used. This
hybrid nano/CMOS implementation is a 3D implementa-
tion that the nano domain is stacked on top of the CMOS
domain [39]. The cross-point element could be either a
CRS device or a memristor. In order to read any stored
bit in Ri,j , similar to many other reported schemes [2],
[40]–[42], here we apply Vpu = VREAD to the ith bit-
line, jth word-line is grounded, and all other word and
bit lines are floating. A direct benefit of this approach is
the pull-up resistor (Rpu) can be implemented in nano
domain [41]. The stored state of the device then can
be read by measuring voltage Vo that is performed by
using CMOS sense amplifiers (SAs). Reading “1” creates
a current pulse, and as a consequence, a voltage pulse
appears on the middle electrode. Note that the CRS
read-out mechanism does not rely on sensing the middle
electrode (ME) and this electrode is floating. The read-
out mechanism detects the affect of this current pulse on
the bit-line’s nanowire capacitor and senses it with the SA
array.
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Fig. 4. CRS response to a sequence of pulses for READ and
WRITE operations. (a) Current response to applied voltage pulses.
The dashed lines indicate threshold voltages. The 1 µs READ pulses
lie between the Vth,SET and the Vth,RESET. A 5 µs WRITE pulse pro-
vides a voltage amplitude beyond Vth,RESET. (b) Illustrates the total
CRS resistance and sense voltage (sensing from middle electrode). As
can be seen from the figure, for most of the time RCRS ≈HRS. (c)
Shows the logic in terms of memristive state for A and B memristors.
memristors. Appropriate READ and WRITE pulse widths have been
already discussed by Yu et al. [15].
The WRITE scheme that is used is the common ac-
cessing method in which the ith bit-line is pulled up,
the jth word-line is grounded, and the other lines are
all connected to Vw/2, where Vw is the WRITE voltage.
This voltage should be high enough to create sufficient
voltage difference across the target cell and at the same
time having no unwanted affect on the other cells that
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Fig. 5. Typical n × m crossbar array. (a) A hybrid nano/CMOS
circuit. Columns show word-lines and rows identify bit-lines. Each
Ri,j show resistive elements that can be a memristor or a CRS device.
Nanowire segment resistance is shown by rw = Rline/n (if n = m)
and the connection between the nanowire and word-line is shown
usingRw. Similarly the bit-line resistance indicated byRb. According
to the model discussed in Section I, unit cell resistance of a bit/word
line (nanowire) for F = 100 nm and n = 64 is around 1 Ω while
it is increased to 32 Ω if F reduces to 5 nm, which is consistent
with the unit cell resistance that is reported in [1] (1.25 Ω). The
segment resistance of rw = 1.25 Ω is taken in our simulations. The
pull-up resistors (dashed box in red), Rpu, can be implemented in
nano domain and in this paper we assumed them as part of the
nano domain. The triangular shape at the output shows a CMOS
amplifier that is assumed to have an acceptable sensitivity (∆V
or ∆I) range of > 100 mV. While READ process is in progress
appropriate signals provided by decoders directs Vo,i to Vout,i. Stored
pattern in groups (1), (2), and (3) can be identifed by RX1, RX2, and
RX3, respectively. (b) The (nth,mth) cell that can be identified in
red color is the worst case possible cell for any READ and WRITE
schemes. This circuit does not consider sneak-path current. The pull-
down resistors, Rpd are implemented as part of the CMOS domain
and their effects are neglected as the read-out are related to pull-up
resistors. (c) Equivalent circuit for the READ scheme with sneak-
path and parasitic nanowire resistors considerations. (d) Schematic
of a 2× 2 array that is a good approximation to the array according
to the grouping.
mainly see a Vw/2 voltage difference.
Although the WRITE operation in memristors domi-
nates because of its relatively high voltage/current, for
CRS device the READ current dominates the current
level. Therefore, in our case, the READ operation analysis
for energy consumption and performance characteristics
is more critical than WRITE operation. Consequently, we
discuss the READ and WRITE simulation results here.
Table III highlights the cross-point junction and array
parameters.
To analyze the structure, we need to provide a simplified
equivalent circuit for the crossbar structure, as can be seen
in Fig. 5(b) and (c). Note that VMEM,READ < VCRS,READ
and Vth,SET < VCRS,READ < Vth,RESET. Fig. 5(c) illus-
trates the equivalent circuit considering sneak-path cur-
rents for the both memristive and CRS-based array. For
TABLE III
Parameters of the memristive and CRS cross-point
junctions and array structure.
Parameter Value Array∗ Description
RLRS 100 kΩ (M) low resistance state
RLRS 200 kΩ (C) low resistance state
RHRS 100 MΩ (B) high resistance state
r 103 (M) resistance ratio
Rb 100 Ω (B) input resistance of SA†
Rw 100 Ω (B) pull-down resistance.
Rpu RLRS (B) pull-up resistor‡
rW 1.25 Ω/ (B) parasitic resistor
Vth,SET 2.2 V (M) SET threshold
|Vth,RESET| 1.8 V (M) RESET threshold
VREAD 1 V (M) READ voltage
VWRITE 2 V (M) WRITE voltage
|Vth,SET| 2.4 V (C) SET threshold
|Vth,RESET| 3.6 V (C) RESET threshold
VREAD 2.8 V (C) read voltage
VWRITE 3.8 V (C) write voltage
∗ Array type: (M) Memristor-based, (C) CRS-based, (B)
Applicable for both.
† We assumed that bit-lines are directly connected to sense
amplifiers (SAs) and there is no Rsel in between.‡ It is assumed that these resistors are implemented in nano
domain. Transistors in Fig. 5 are used to express a more general
form of a hybrid nano/CMOS memory.
. Lumped parasitic resistance of an activated pull-down.
the sake of simplicity, two series resistors, R1 and R2, are
evaluated separately.
The resistor value for the memristive-based and CRS-
based circuit can be written as,
R1 =
RX1
(m− 1) + rw , (5)
R2 =
RX2
(m− 1)(n− 1) + rw , (6)
R3 =
RX3 +Rd
(n− 1) , (7)
R4 =
Rpu +Ru
(n− 1) , (8)
where RX represents the array’s stored pattern in three
different groups as seen in Fig. 5(a). For the worst case
READ or WRITE in a memristive array RX1 = RX2 =
RX3 = RLRS and for a CRS array RX1 = RX2 ≡ logic
“1” or logic “0”, whereas RX3 ≡ logic “1”. Although a
worst case cell selection is considered here, due to the
harmonic series behavior of the overall parallel parasitic
resistance, increasing RLRS and/or decreasing the array
size, n = m, results in better agreement with the analytical
approximation for R1 and R2. These equations then can be
used for evaluating the impact of parasitic current paths
and parasitic nanowire resistors on the array performance.
The worst case pattern is assumed to be applied when
RLRS ≡ logic “1” for either memristive or CRS array. In
this case, we have the most significant voltage drop be-
cause of the both parasitic paths and elements. Therefore,
a pattern of either logic “0” or “1” for all the elements
except those on jth word-line (xj) is assumed, which is
roughly equivalent to a HRS resistance for a CRS device,
RCRS,HRS = RHRS + RLRS. A close look at Fig. 4(a)
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and (c) shows if the stored logic in all the CRS devices
along xj , which may or may may not include Ri,j , is
“1” (LRS/HRS), so applying a VREAD can change their
states to an ON condition (LRS/LRS). Therefore, during
the READ time, n− 1 devices along xj comprise the ON
resistance, RON = 2RLRS, in our simulations. Therefore,
for a CRS array, RX1 = RX2 = RHRS + RLRS and
RX3 = 2RLRS.
Sizing of the pull-up resistor, Rpu, as part of the nano
domain implementation is a very important factor. For
instance, low RLRS devices, e.g. magnetic tunneling junc-
tions (MTJs), interconnection impedance should be also
taken into account, whereas in ReRAMs, the LRS resis-
tance is normally & 100 kΩ [23]. Therefore, our approach
provides a generalized analytical form for a nanocrossbar
array. In other words, if RLRS  (n+m)rW, the nanowire
overall resistance will be negligible. These considerations
along with taking low output potential, VOL, and high out-
put potential, VOH, lead to an optimal value for Rpu. We
first follow the conventional approach without considering
parasitic currents and the nanowire resistors. Note that
in a more precise analysis, the sense amplifier’s sensitivity
is also important to be considered [16]. In this situation
have,
VOL =
RL
RL +Rpu
Vpu , (9)
VOH =
RH
RH +Rpu
Vpu , (10)
where for a memristive array RL = RLRS and RH =
RHRS, whereas for a CRS array RL = 2RLRS and
RH = RHRS + RLRS. These equations are applicable for
both of the arrays (memristive and CRS array). Read
margin (RM) is defined as ∆V = VOH − VOL. An optimal
value of Rpu can be extracted from ∂∆V/∂Rpu = 0.
For a memristive array, Rpu,MEM = RLRS
√
r, where r =
RHRS/RLRS. Taking parasitic resistors into account (e.g.
MJTs), and neglecting sneak-paths, results in Rpu,MEM =√
rRLRS(RLRS + (n+m)rW) as an optimal value for the
load resistor. For a CRS array,
Rpu,CRS = RLRS
√
2(1 + r) . (11)
A generalized form can be achieved by solving two
Kirchhoff’s current laws (KCLs) for the equivalent circuit
(Fig. 5(c)). Therefore, if R12 = R1 +R2 and
x = R12
R4
+ R12
R3
− 1 , (12)
y = 1
R+Rd
+ 1
Rpu +Ru
− 1
R12
, (13)
VM =
R12(xR4 − (Rpu +Ru))
R4(1 + xyR12)(Rpu +Ru)
Vpu , (14)
VO =
Ru
Rpu +Ru
(Vpu − VM) , (15)
where R is a memristor or CRS device to be read. This
is similar to the ideal condition, RLRS ⇒ VOL,MEM,
2RLRS ⇒ VOL,CRS, RHRS ⇒ VOH,MEM, and RHRS +
RLRS ⇒ VOH,CRS. A numerical approach helps designers
to identify an optimal value for Rpu. The significance of
this analytical model can be highlighted using a com-
parison between the optimal values for Rpu calculated
through Eqs. (9) and (10) and the optimal value calculated
via Eq. (15) (and if parasitic resistors are negligible then
via Eq. (14)). The optimal value for a memristive array,
neglecting sneak currents and parasitic resistors, is around
3.16 MΩ using data from Table III. This parameter is
a strong function of array size (n and m) and RLRS.
In practical designs, Rpu optimal increases as n (= m)
increases. This rate of change can be significantly reduced
by a high RLRS. This study shows RLRS > 3 MΩ results in
a significant reduction in dependency of the optimum value
to the array size. This analytical approach also indicates
that in our case Rpu ≈ RLRS for CRS and memristive
arrays.
In this paper we calculated the voltage pattern using
2mn linear equations from a n × m array. This mathe-
matical framework can be easily implemented using KCL
equations in a matrix form. Fig. 6 demonstrates the
schematic of how KCL equations work in the two plates.
Basically, it shows that for 1 < (i and j) < n (n = m),
gwVB1,i + gwVB2,i = Gi,jVi,j , (16)
gwVW1,j + gwVW2,j = −Gi,jVi,j , (17)
where gw = 1/rW, Gi,j = 1/Ri,j , VB1,i = VB,i,j+1 − VB,i,j ,
VB2,i = VB,i,j−1−VB,i,j , VW1,j = VW,i+1,j−VW,i,j , VW2,j =
VW,i−1,j −VW,i,j , and Vi,j = VB,i,j −VW,i,j . Therefore, we
have 2mn unknowns and 2mn equations. Depending on
the READ scheme, the first and last rows (word-line) and
columns (bit-line) should be treated differently. Therefore,
we can have a control over the voltage pattern and the
amount of voltage drop for READ and WRITE operations
considering parasitic resistors.
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Fig. 6. A schematic of an interconnection network in a crossbar array
to illustrate the two KCL equations that can be achieved from both
bit-line and word-line plates. Generally, current flow through a cross-
point device from the ith bit-line is IB,i = IB1,i + IB2,i, similarly for
the jth word-line is IW,j = IW1,j + IW2,j .
Although, the impact of multiple parasitic currents and
nanowire resistors are studied in the literature [2], [43], a
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comprehensive analytical approach to address these issues,
for the both memristive and CRS arrays, is lacking and it
is this issue that is addressed in this paper.
A. Simulations of crossbar array
Extensive analytical studies have been carried out in
the area of nano crossbar memory design [2], [40]–[43].
Here we extend these studies and also the comprehensive
analytical framework, introduced early in this section, to
the simulation of the memristive and CRS-based arrays.
For simulations in this paper we consider a range of
rectangular array sizes from n = 4,16, and 64 (n = m)
and three input patterns, the best case, the worst case,
and a random pattern for sneak-path current, or interfer-
ence from neighboring cells, considerations. All patterns
are identical for memristor-based and CRS-based arrays.
Parameter values can be found in Table III and the
simulations results are as reported in Table IV for the
memory patterns that are given in Fig. 8. If ∆V ≥ 100 mV
is acceptable for the CMOS amplifiers, ∆V/Vpu ≥ 10% for
memristors and ∆V/Vpu ≥ 3.6% for CRS are acceptable.
Only acceptable case for memristor array is the best
stored pattern (16 × 16) while all the results for a CRS
array are acceptable. This study shows that a memristive
array needs substantial improvement in the static power
dissipation to be an appropriate candidate for the future
memory applications, if RLRS values are in the order of
kΩ.
For a worst case pattern in a CRS-based array, the
(16 × 16) − 1 bits are initially programmed at their
LRS/HRS state (RX1, RX2, and RX3), which is effectively
equivalent to a HRS state. There is only 1 bit on the
selected word-line that is programmed with a different
logic value and this is for reading VOH and VOL at the
same time via different bit-lines. Fig. 7 illustrates how
a worst case happens by applying appropriate READ
voltage (here 2.8V) and 15 CRS devices switch to their
RON state, which makes a significant difference in terms
of the maximum amount of current that can pass through
the device. Consequently, this is the main source of power
dissipation for a CRS array. A similar scenario is observed
for a 64× 64 array.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
LRS
10
90
HRS
Bitline index
R
CR
S (M
Ω
)
Fig. 7. Resistance switch in a column of CRS devices, green
rectangular and red circles are the resistance states before and after
READ operation, respectively.
Fig. 9 illustrates voltage pattern for a 64×64 CRS array
for reading 32th word-line. The magnitude of the voltage
peak above the settled voltage surface for unselected cells
shows a successful READ process. A similar approach can
be taken for the WRITE process to show that the min-
imum requirement (at least the programming threshold
voltage) is met on the selected cell(s).
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Fig. 8. Crossbar memory stored patterns for SPICE simulations. (a)
Cross-point unit cell. Horizontal line shows bit-line and vertical wire
illustrates word-line. (b) A possible best case in terms sneak-paths
for reading 8th word-line. We assume a pattern that all the 16 bits
in this word are programmed at their OFF state and there is only
one bit with ON state resistance (LRS). The worst case possible is to
read from or write in the last word-line. (c) A possible worst case. (d)
A random pattern. In all cases, we read the 8th column. We initially
program one bit with different logic to be able to analyze read margin
efficiently. Note that these cases are all relative worst and best cases
for comparing the two technologies. A worst case for reading “1”
occurs if selected word line contains only cells with RHRS and the
rest of the array are at RLRS. Worst case for reading “0” and writing
happen when all the resistive elements are at their RLRS state. For
a CRS array, if the array under test is initially programmed to store
“0” for all the cells on selected word line and “1” for the rest of the
array, worst case for reading “1” occurs, otherwise if the array stores
only “1” logic then the worst case for WRITE operation and reading
“0” occurs.
TABLE IV
Crossbar simulation results
Array ∆V
VREAD
(%) Energy (pJ) VREAD
MEM (> 10%)
16× 16 Worst 2.3 32.1 1 V
16× 16 Best 52.6 4.0 1 V
16× 16 Random 5.5 26.9 1 V
64× 64 Worst 0.45 127.0 1 V
CRS (≥ 3.6%)
16× 16 Worst 19.8 119.9 2.8 V
16× 16 Best 24.3 20.8 2.8 V
16× 16 Random 21.2 89.0 2.8 V
64× 64 Worst 9.5 483 2.8 V
By analyzing the results for a range of array from 4× 4
to 64 × 64, it is observed that to gain an appropriate
and nondestructive READ, VREAD = 1 V, for memristors.
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This is an intermediate voltage and is low enough to avoid
significant change in the device internal state and is high
enough to drive a 64×64 array for the last or worst case se-
lected cells. Our simulations indicate that a relatively high
LRS (> 3 MΩ, as reported in [43]) guarantee enough read
margin as well as sufficient potential across a selective cell
for a successful WRITE operation when r > 2. Therefore,
the negative contributions of nanowire parasitic resistors
and parasitic (sneak) path currents that are responsible for
voltage drop on the selected lines can be both significantly
mitigated to a negligible level by increasing RLRS and
maintaining r at a level to guarantee a distinguishable
high and low state outputs, whether in terms of ∆V or
∆I.
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Fig. 9. Voltage pattern across a 64× 64 CRS cross-point array.
Endurance requirement3 in the CRS will be relaxed by
utilizing a nondestructive and scalable read-out technique,
which significantly reduces the total number of refreshing
cycles. A nondestructive readout approach can be found
in [44].
B. Statistical analysis
Recent study on memristive switching behavior indi-
cates that there is also a lognormal (long tail) distribution
associated with LRS switching (SET) [23]. This certainly
reduces the impact of interconnection resistors due to
the fact that a significant portion of low resistor states
have higher values than the nominal RLRS, however, the
impact of such distribution on the device switching speed
is significant. The lognormal distribution has been also
seen in the switching time ReRAMs [45]. However, despite
extensive research about the mechanism that causes the
lognormal distribution this area is still under intensive
discussion [45].
An analysis has been carried out on a 4 × 4 mem-
ristive and a 16 × 16 CRS arrays through 1000 Monte
Carlo simulations to observe the impact of the uncertainty
associated with RLRS, device process variation, spatial
randomness of the initial state programming, and unfixed
3An endurance of 1015 is required to replace SRAM and DRAM
[1]. There is also an inverse relationship between endurance and
data retention. To support reliable large array products, memory
technologies must be able to retain data over a long lifetime (> 10
years at 85◦C) with a low defect rates.
applied voltages. The ON state lognormal distribution
data is extracted from [23] while a Gaussian distribution
is assumed for the the line edge roughness (LER) for
devices, nanowires, and variation on the applied voltages.
According to [46], (−3σ,+3σ) = (−5.4%, 4.1%) LER
and (−5.5%, 4.8%) thickness fluctuations is assumed for
the both RLRS and RHRS. We also assumed a normal
distribution for initial state programming with | ± 3σ| =
5%. Fig. 10 demonstrates that the CRS array’s output
is less sensitive to the overall uncertainty, whereas the
memristive array is widely spread out. Minimum value for
CRS and memristor arrays are 15% and 1%, respectively.
As discussed earlier, ∆V/Vpu ≥ 3.6% for the CRS cross-
point and ≥ 10% for the memristor array are acceptable.
Table IV has already shown that CRS array stored data
pattern sensitivity is much (11 times) less than the mem-
ristive array. Similarly here, while a memristive array read
margin is far less than 10%, a CRS array guarantee 12%
margin.
In [46] the impact of such variations defined as RXRS ·
θTh/θLER, where RXRS is either LRS or HRS resistance
and the θTh/θLER define the thickness fluctuations over
LER variation. The HRS resistance in a TiO2-based mem-
ristor is less affected by the overall variation, whereas LRS
variation shows a significant deviation from its nominal
value. Likewise, since CRS overall resistance of the (un-
stable) ON state is 2RLRS, so it is less affected by such
variation.
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Fig. 10. The uncertainty associated with LRS, nanowires process
variation, and nonideal initial state programming impact on memris-
tor and CRS array by 1000 simulation runs, so 1000 arrays. The red
and green lines illustrate minimum read margin for the memristive
cross-point and CRS array, respectively.
C. Discussion
Results of simulations indicate that the most important
parameter that should be increased to achieve higher array
sizes for a memristive array is RLRS. This research verify
that a high r(= RHRS/RLRS) does not necessarily improve
the substantial amount of parasitic path currents, while
a higher RLRS value guarantee a successful READ and
WRITE operations.
In a CRS-based cross-point, the results is more sig-
nificant since for a high RLRS the effective resistance of
HRS and LRS are significantly increased. Assuming a high
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RLRS = 3 MΩ, RHRS = 12 MΩ (r = 4), and VREAD = 1 V,
READ operation results in a ∆V > 300 mV. Analytically,
the read margin (RM) does not depend on LRS or HRS
resistances and it can be calculated using,
RMMEM =
1 + r − 2√r
r − 1 , (18)
which means for a 100 mV limitation RHRS/RLRS ratio
should be ≥ 1.3. Similarly the simulations results show
that such high value assumption for RLRS, RM is
RMCRS =
(r − 1)√2(1 + r)
4(1 + r) + (3 + r)
√
2(1 + r)
, (19)
which results r ≥ 1.15 (> 3.6%) minimum requirement for
a successful READ.
Our study also shows that for similar WRITE and
READ access time and a high RLRS value, energy dis-
sipation ratio of a CRS array over a memristive array
constantly increases. This ratio increases rapidly for 2 <
r < 500 and (practically) saturates for 500 < r < 3× 103.
The total (static and dynamic) power dissipation for an
operation can be calculated using
Ptotal = Pnano + Pcmos , (20)
Pnano = Psel + Punsel + Ppars , (21)
where Pnano, Pcmos, Psel, Punsel, and Ppars are the nano
domain, CMOS domain, selected cells, unselected cells,
and parasitic elements (nanowires) power dissipations,
respectively. We assume that Pcmos for memristive and
CRS arrays are comparable and Ppars is negligible. The
unselected cells power dissipation can be identified by
READ and WRITE schemes and can be divided into
two (or more) subclasses of half-selected or unselected
cells. This approach helps to identify the memory pattern
dependency of the total power dissipation assuming a high
RLRS.
The READ scheme that is discussed earlier, is used as
the first READ scheme. Considering such a scheme and
high RLRS the total power dissipated by unselected cells
(groups (1) and (2) in Fig. 5(a), through sneak currents) is
negligible. Therefore, the worst case (reading “1”) power
consumption for n × m cells nano in the domain can be
calculated through the following equation
Pnano,MEM =
nV 2pu,MEM
RLRS(1 +
√
r) , (22)
while similar approach for an n′ ×m′ CRS array results
Pnano,CRS =
n′V 2pu,CRS
RLRS(2 +
√
2(1 + r))
, (23)
where in this work Vpu,MEM = 1 V and Vpu,CRS =
2.8 V. To fill the gap between the power consumption
in memristor and CRS arrays and having similar array
size (n × m), n′ = n/c and m′ = mc, where c is a
constant that is adjusted to achieve approximately similar
power consumption for the two arrays. Here c = 4, so for
example, 1 K bits of data can be stored either in a 32×32
memristive array or a 8×128 CRS array and have roughly
similar power dissipation.
In programming (WRITE) procedure, if Vw,MEM = 2 V
and Vw,CRS = 3.8 V, there are n + m − 2 cells in the
both arrays that are half-selected, groups (1) and (3) in
Fig. 5(a), and (n − 1)(m − 1) cells that are not selected,
ideally 0 V voltage difference, group (2) in Fig. 5(a).
The worst case condition is to have all of them at LRS
for memristive array and LRS/HRS (logic “1”) for CRS-
based crossbar. Therefore, one potential problem with the
WRITE scheme is to reset one or more half-selected cross-
points. These cells are categorized under unselected cells
for the power calculation. Here, there are 1 V and 1.9 V
potential difference across the half-selected cells in mem-
ristor and CRS arrays, respectively, that is sufficiently low
to avoid misprogramming. A power consumption analysis
for this scheme shows that if n > 16 and r > 3.5, the
total power dissipated in the CRS nano domain is much
lower than the memristive array. The main reason is the
all of the half-selected cells have an effective resistance
equivalent to (1 + r)RLRS, whereas the same cells have
RLRS that is significantly lower. For example, for n = 100
and r = 4 overall improvement in power dissipation is
around 38% while for r = 10 results 70% reduction.
This improvement rapidly increases if the number of half-
selected cells increases. For instance, a WRITE scheme
that activates all bit-lines (pull-up) and jth word-line
(grounded) and applying Vw/2 on the rest of the word
lines, can write n bits each time and contains n(m − 1)
half-selected cells.
This study indicates that if RLRS  3 MΩ, more than
65% and 50% of the total power (and consequently the
total energy) is dissipated in half-selected cells during a
WRITE operation for the 1-bit WRITE and multi-bit
WRITE schemes, respectively. The contribution of half-
selected cells is further increased if RLRS ≥ 3 MΩ. The
total power consumption is also rapidly increased as the
array size increases. The results also indicate that writing
a word (multi-bit) is much more energy efficient than a
bit, particularly for CRS-based array. Note that for the
multi-bit WRITE scheme we applied a two-step WRITE
operation (SET-before-RESET) introduced in [47]. The
trade-off between using several WRITE schemes is still
an open question.
Due to the fact that a high RLRS would decrease the
energy dissipation and the operation speed at the same
time it is very important to note that the nonlinearity of
the memristor characteristics plays an important role in
identifying the maximum size constraint of a memristive
array by identifying the effect of half-selected memory
cells.
Xu et al. [47] proposed a nonlinearity coefficient to
analyze the nonlinearity effect using static resistance val-
ues of memristor biased at Vw/p and Vw as Kc(p, Vw) =
pR(Vw/p)/R(Vw). This factor identifies the upper limit
for n and m in a memristive array. If parameter α in
I ∝ sinh(αV ) represents memristor nonlinearity, the factor
emphasizes that either higher α or higher p results in a
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larger Kc(p, Vw). Clearly, the later option is under the
designer’s control. In fact, this technique effectively creates
an intermediate RLRS, which is larger than its actual value.
Note that the resistance does not necessarily increase if p
increases. There is some examples that do not follow sim-
ilar characteristics, for instance sinh−1(·) behavior in [33].
In this case, larger resistances are achievable by decreasing
p. In [47], Kc(p, Vw) is used for bit- and word-lines. Con-
sidering the Vw/2 scheme, this approach is appropriate
when p = 2, Kc(2, Vw). For p > 2, however, selected
word-lines current cannot be calculated with I(Vw/p) since
the current that passes through an unselected cells on a
selected word-line is a function of Vw(1 − 1/p). Hence,
calculating an upper limit for n is a function of Kr(p, Vw)
that can be defined as,
Kr(p, Vw) =
p
p− 1
R(Vw(1− 1p ))
R(Vw)
, (24)
therefore, a higher nonlinearity coefficient would not nec-
essarily result larger upper limit for memristive array.
Furthermore, controlling RESET parameters, such as fila-
ment formation process, electrode material, Joule heating
process, and TiO2 composition, plays a key role here.
V. Conclusion
The presented work provides a foundation and a generic
analytical approach to carry out simulations in the design
of future memristive-based circuits and systems in general,
and CRS arrays in particular. Simulation results indicate
that due to sneak-paths and leakage current, a memristive
array is faced with a programming and read error rate that
aggressively limit the maximum nanocrossbar array size,
whereas a CRS array is less affected by these problems.
The read margin in a CRS array is also more robust
against technology variations such as uncertainty in initial
state programming, nanowire process variation, and the
associated uncertainty on low resistance state program-
ming.
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